Search type Search syntax
Tags [tag]
Exact "words here"
Author user:1234
user:me (yours)
Score score:3 (3+)
score:0 (none)
Answers answers:3 (3+)
answers:0 (none)
isaccepted:yes
hasaccepted:no
inquestion:1234
Views views:250
Sections title:apples
body:"apples oranges"
URL url:"*.example.com"
Favorites infavorites:mine
infavorites:1234
Status closed:yes
duplicate:no
migrated:no
wiki:no
Types is:question
is:answer
Exclude -[tag]
-apples
For more details on advanced search visit our help page
Results tagged with Search options user 22980

VHDL (VHSIC (Very High Speed Integrated Circuit) Hardware Description Language) is a hardware description language used in electronic design automation to describe and design digital systems such as field-programmable gate arrays and integrated circuits.

0
votes
1answer
I am wondering why synthesizing this code doesn't work, but simulating does. ONLY WHEN TRYING TO SYNTHESIZE I get the following error: Signal sig_enable cannot be synthesized, bad synchronous des …
asked Apr 5 '15 by Calin
1
vote
1answer
feasible as I would like to fit that circuit in a small enclosure. I know how to program FPGA's (basic knowledge) using VHDL so I was wondering if there is a single electronic chip which I can program using …
asked Mar 29 '15 by Calin
0
votes
Adding a clock signal like this seems to work! Testbench
answered May 27 '15 by Calin
0
votes
3answers
Why does this code: library IEEE; use IEEE.STD_LOGIC_1164.ALL; use ieee.numeric_std.ALL; use ieee.std_logic_arith.all; entity memorie8x4 is port( cs: in std_logic; -- cs …
asked May 27 '15 by Calin
2
votes
4answers
I just started VHDL today and I'm the type of person that can only learn by doing stuff, so after I made some basic gates in VHDL, I tried making a simple D-latch(so no clock signal), however without …
asked Mar 15 '15 by Calin