New answers tagged

0

The capacitor is trying to charge to 1.5 times above the supply voltage and 0.5 times below the supply voltage, but it can't due to the input protection diodes clamping the capacitor voltage, because your oscillator circuit is too simple and is missing an input resistor.


0

You use the worst case values for current consumption, unless you characterize the devices for your environmental specs if in reduced range for ambient Temp. & sense current and determine the relationship is the CMOS draws more current due to these parameters towards the maximum. CMOS runs slower when hot and that draws more dynamic current in the ...


0

If you search in the datasheet of ACS725, you find on page 5: Supply Current ICC VCC = 3.3 V, output open – nominal: 10 mA, maximum: 14 mA Datasheet of MC74VHC1G08, page 3: (see important note of Bimpelrekkie below, these are absolute max. ratings, so typical values are /can be (much) lower): K DC Input Diode Current VIN < GND −20 mA IOK DC Output ...


3

The delay you require is only 25nS. I would consider simplifying your circuit to use two or all three of the other gates in the 74HC86 package to provide the delay, their nominal Tpd is 11nS at 5v into 15pF. Without extra capacitive loading, their delay might be a bit less. Their delay will be strongly affected by the rail voltage, so only use this method if ...


8

However looking through the datasheets I found that MAX9010 outputs TTL levels, while 74VHC86 accepts CMOS levels (0.7 * Vcc). That's a good spot and I agree with you - maybe you should inform Maxim on their dodgy circuit. Shame on them. Should I pay special attention to this issue - what are the conditions when circuit may fail producing proper ...


3

Yes, the NMOS transistor is consuming power, and converting electrical energy to heat. An MOS transistor has an effective resistance from source to drain (\$R_{DS}\$) when it is conducting, and current flowing through this resistance consumes power. In the ideal case, when the load capacitance is charged you find that exactly half of the energy drawn from ...


3

It doesn't consume power from the power source when discharging the effective load capacitance but it does dissipate power based on the stored energy in that capacitor. Then the cycle starts again - energy is taken from the power supply to charge the effective load capacitor and that energy is turned to heat in the 2nd part of the switching cycle.


0

Jitter is measured with respect to some reference clock edge. If you have a situation with only two clock edges, and you allow for either positive or negative jitter, then it doesn't matter which of the two edges "has jitter" with respect to the other edge. If the jitter is specified with respect to some third clock then it would make sense to assume that ...


1

FETs are often used as Ideal Diodes when RdsOn is << lower than the load R unlike Schottky diode which have a low threshold but higher Rs than Silicon. So adding a diode in series would degrade the typical performance for losses as a switch. We can compare cost, size, power, speed , voltage drop, max current to compare a power Schottky power diode ...


0

Regardless of the polarity of charge movement, the substrate needs to be controlled. A rectifying-contact blocks that control in at least one polarity.


Top 50 recent answers are included