Hot answers tagged

2

There is no specific order of DQ lanes vs. their fly-by position on the clock. The delays are discovered by the calibration process, and as you noted, used to set up the memory controller. This paper gives a good overview: https://www.nxp.com/docs/en/application-note/AN4466.pdf Summary of the calibrations done: ZQ (drive strength and termination) Write ...


Only top voted, non community-wiki answers of a minimum length are eligible