Skip to main content

New answers tagged

0 votes

Modeling Flip-Flops (RS, T, JK) in Verilog

I was to fix it by modifying the RS flip flop. The characteristic equation or RS flip-flop, Q<=S | (~Q & R), is correct. However, since ...
user97662's user avatar
  • 273
1 vote

Modeling Flip-Flops (RS, T, JK) in Verilog

The behavior of version 1 is not the same as the behavior of version 2. For version 1, Q[3] stays high on the cycle after Q is ...
toolic's user avatar
  • 8,387
0 votes

Create a simple flip flop circuit

Best answer depends on what kind of switch: how you'll debounce. If your choice has form C contacts you can connect it to an RS flip flop with no risk/race to the D flip flop's clock input. Otherwise, ...
stretch's user avatar
  • 457
0 votes

Vivado and simulation for a 4-bit up counter

I figured out the problem in my codes. Insrtead of using +, I should have used | for or ...
user97662's user avatar
  • 273
0 votes

Simple BrainTeaser: Running an AC current between two independent amplifiers

To address the charge measurement. I'm assuming the 'contact points' are electrodes that are directly touching the water. If they are outside the conducting medium, as it looks depicted in the picture,...
Potatoconomy's user avatar
0 votes

3 Phase Pulse Generator

There are some TTL chips called monostable multivibrators that might do what you need. Look up 74LS123.
electrogas's user avatar
1 vote
Accepted

3 Phase Pulse Generator

I think the use of discrete 74LS logic is wrong for this kind of task. First, you would need to "align" the control signals from your encoder, since currently all edges will be all over the ...
Ale..chenski's user avatar
  • 40.7k
1 vote
Accepted

Why do we add the positive clock skew to the minimum clock period?

The cycle defining reliably getting data from Qa to Db will have three basic components: Clock-to-Q (Tcq) of Qa (not sure why they didn't mention this) Prop delay (Tpd, time-of-flight) from Qa to Db ...
hacktastical's user avatar
  • 54.1k
0 votes

JK flip flop timing diagram

You've missed one falling clock edge where J was active. Looks fine otherwise.
Jonathan S.'s user avatar
6 votes

Is it ok to supply power over recommended, but under maximum rating?

If you operate a component above the absolute maximum voltage specified in a datasheet, then you should not be surprised if the component is damaged. If you operate a component above the maximum ...
Math Keeps Me Busy's user avatar
10 votes
Accepted

Is it ok to supply power over recommended, but under maximum rating?

The SN74AUP1G80 datasheet contains the following note in the 6.1 Absolute Maximum Ratings section: (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the ...
Chester Gillon's user avatar

Top 50 recent answers are included