New answers tagged fpga
1
vote
Quartus Can't fit design into Device, is there any way to optimize it to get it to fit?
Your design is NOT pipelined. Because all of your "sum = ... " statements use "=" rather than "<=", they have to complete within the same cycle.
It is absolutely ...
- 45k
14
votes
Quartus Can't fit design into Device, is there any way to optimize it to get it to fit?
I'm afraid you're making a classic Verilog/VHDL mistake: trying to write a computer program in an HDL, instead of using it to design a digital logic circuit.
An FPGA has no CPU to run Verilog 'lines' ...
- 17.7k
6
votes
Quartus Can't fit design into Device, is there any way to optimize it to get it to fit?
A running average can be implemented with just the buffer, one register, an adder and a subtractor. It doesn't need to take many resources.
Image credit - https://surf-vhdl.com/how-to-implement-...
- 29.1k
1
vote
Array Sum Not Synthesizing
I agree with the comment from a user. You should simulate your design in a Testbench before going to synthesis.
My feeling: Your filter is 2048 taps right? This is very large and don't expect the tool ...
- 102
0
votes
Change clock frequency from 50MHz to 40MHz using Altera Cyclone IV and Quartus Lite 20.1
Use a PLL. Divide your 50 MHz by 5 to get 10 MHz. Then configure the feedback divider in the PLL to divide by 4, and you'll get 40 MHz.
- 58k
0
votes
Why are SRAM based FPGA used more than NVM based FPGA?
Another aspect not yet mentioned:
SRAM doesn't degrade with use. Flash does, and will limit the lifetime of your FPGA if not used carefully. Also, dedicated flash chips can be much more optimized for ...
- 53
0
votes
Soft core processors vs hard core processors
Implementing soft processor to achieve a certain functionality might be cheaper in terms of purchasing the hardware in comparison to purchasing equivalent hard processor.
1
vote
Accepted
Conditional compilation of Verilog based on parameters
There is no need to do this. You can use the parameter to invert the clock. Since it is phase is not a changeable signal, it does not introduce any skew.
...
- 5,796
10
votes
ADC clock and sampling rate using FPGA
In the AD9226 datasheet, Figure 1 at the bottom of page 3 shows you one output sample per clock. The sample rate is therefore the same as the clock rate.
In the switching characteristics table also on ...
- 140k
1
vote
When should we switch from an internal FPGA oscillator to an external one?
(This answer assumes we are talking about internal RC oscillators)
In general, being able to use an internal RC oscillator vs a dedicated crystal or oscillator is not a question of production quantity,...
- 560
0
votes
STA timing closure for asynchronous FIFO
Let's consider that your clock is a 100 MHz one. The period is 10 ns.
Read clock has a phase shift of 270 degrees which corresponds to 7.5 ns.
Write clock has a phase shift of 90 degrees which ...
- 102
-1
votes
>1Mbps UART core on Lattice's ICE40UP-5k FPGA?
The problem with UARTs > 1MHz is not the 48 MHz async clock, but the very small timing margins for FIFO flow control , and error handling with possible race conditions on the FIFO when there are ...
- 134k
3
votes
Accepted
Correct way of estimating delays in FPGAs
Realistically commercial digital logic design treats "get logic correct" and "fix timing" as two entirely separate phases of work. It's even more extreme in ASIC design than FGPA, ...
- 45k
1
vote
Accepted
VERILOG: why Xilinx AXI Slave declares all output signal as a wires and not reg?
AXI devices can return data in the "same" cycle, so it can be latched by the requester on the next rising edge. For this to work, the outputs must be a combinatorial function of the inputs, ...
- 10.1k
1
vote
What are the possible strategies to transfer data from an FPGA accelerator to a hard-core CPU?
Xilinx offers reference drivers, and I think by now even some of the AXI infrastructure is in the upstream linux kernel. Other companies (ADI for example) have publicly available Linux images for ...
- 77.5k
Top 50 recent answers are included