New answers tagged pll
1
vote
Are two FPLLs in sync?
Two FPLLs are being driven by a common clock and the output of each FPLL is used to drive a counter after achieving a lock. When we turn on the circuit both FPLLs miraculously lock EXACTLY at the same ...
0
votes
Debugging PLL STW81200TR not locking
The recommended clock configuration for a single ended input (A), shows an AC coupling capacitor in series on the REF_CLKP pin, allowing the DC bias to be set internally to the PLL. In your schematic ...
0
votes
Debugging PLL STW81200TR not locking
Did you see this ?
I don't see the square kind of clock but more sinusoidal clock of 100 MHz ...
For a signal of 100 MHz, a scope as the "sds1202x-e" should be a little "short" ...
Top 50 recent answers are included
Related Tags
pll × 384clock × 60
fpga × 38
vco × 37
oscillator × 34
rf × 28
stm32 × 26
microcontroller × 24
frequency × 22
phase × 13
pic × 11
frequency-synthesis × 11
integrated-circuit × 10
filter × 10
matlab × 10
high-frequency × 10
jitter × 10
crystal × 9
fm × 9
digital-logic × 8
analog × 8
intel-fpga × 8
voltage × 7
adc × 7
transfer-function × 7