New answers tagged

0 votes

Switching losses in a power supply

The transformer will indeed present as an inductive load (two of them, actually) to whatever is driving the primary. if there is a resistive load across the secondary, then there will also be a ...
user avatar
  • 25.9k
0 votes

Problems of optimal commutation depending on number of pole

The problem you have with 2 pole pairs is that the construction of the rotor and the stator are such that for every North pulled by the stator there is a South which is, instead of 180° from that ...
user avatar
0 votes

How to connect dissimilar but close logic voltages between a chips logic out and a chips input enable pins

From what I can read on page 2 of the MAX913 datasheet, the Low output value is a maximum of 0.5V (not -1.6v) and output +3.4V. Furthermore, And on page 4 of the UCC27424P, the Enable pin voltage ...
user avatar
1 vote

BJT: definition of "edge of saturation"

It's a combination of device properties, and a wave of the hand. As seen in the other answers, Vce can only go so low. For most modern devices, 0.4V is a reasonable guess, and that's basically all ...
user avatar
4 votes

BJT: definition of "edge of saturation"

The 0.4 V value is not so much a definition but an observation. This is from onsemi's BC547 datasheet: In the active region, the curve is almost vertical; in the saturation region, the curve is ...
user avatar
  • 14.3k
6 votes
Accepted

BJT: definition of "edge of saturation"

It has to do with practical teaching vs theoretical, I suppose. For Silicon PN junctions, pretty much anything below a forward-biased magnitude of \$400\:\text{mV}\$ produces currents that are ...
user avatar
  • 69k
0 votes

Chain MOSFETs to drive high voltage / high power signal from 3V3 GPIO?

After some more research I figured out the part I need -- instead of another MOSFET I think I need to use a low-side gate driver like the IXDI602. That'll respond cleanly to the 0.8V / 3.0V logic-...
user avatar
1 vote

Chain MOSFETs to drive high voltage / high power signal from 3V3 GPIO?

I'll have to simulate it to be sure, but it seems to me like you're just transferring the same burden onto the PMOS. Since its gate is held at a constant voltage of 3.3V, when the battery voltage hits ...
user avatar

Top 50 recent answers are included