Skip to main content

New answers tagged

0 votes

How to Resolve LINT-1 Warning During Synthesis?

You should review the full synthesis report, not just the one line that you posted. Also, refer to the Design Compiler documentation which has a detailed "Description" of the ...
toolic's user avatar
  • 8,387
0 votes

Synthesis with Verilog Parameter AUDIO_DW = 32 Results in LINT-1 Warning

There is a problem in the Verilog RTL code. You declared tx_right and tx_bit_cnt as 32-bit signals. The expression: ...
toolic's user avatar
  • 8,387

Top 50 recent answers are included