New answers tagged testbench
1
vote
Accepted
Problem with testing verilog instances using random vectors
The problem is that you are driving the same 4-bit input value to each instance of your Lat module inside the Lat_array module.
...
1
vote
Accepted
Parameter binding error in Icarus Verilog
You have an if construct outside a procedural block (initial or always) That makes it a non-...
2
votes
Accepted
Problem with reading a .csv file into a Verilog module
Try inserting commas ,
j = $fscanf(f,"%b,%b,%b",r1,r2,r3);
Top 50 recent answers are included
Related Tags
testbench × 77verilog × 35
vhdl × 20
fpga × 11
system-verilog × 11
modelsim × 9
simulation × 5
verification × 5
digital-logic × 4
hdl × 4
power-supply × 3
xilinx × 3
ram × 3
multiplexer × 2
counter × 2
level-shifting × 2
delay × 2
state-machines × 2
test × 2
alu × 2
imageprocessing × 2
production-testing × 2
vhdl-2008 × 2
microcontroller × 1
voltage × 1