New answers tagged testbench
1
vote
Accepted
Problem with testing verilog instances using random vectors
The problem is that you are driving the same 4-bit input value to each instance of your Lat module inside the Lat_array module.
...
- 2,856
1
vote
Accepted
Parameter binding error in Icarus Verilog
You have an if construct outside a procedural block (initial or always) That makes it a non-...
- 6,284
2
votes
Accepted
Problem with reading a .csv file into a Verilog module
Try inserting commas ,
j = $fscanf(f,"%b,%b,%b",r1,r2,r3);
- 6,284
Top 50 recent answers are included