New answers tagged timing
3
votes
Accepted
Timing parameters of sequential circuit - digital electronic
Your statement on \$T_{cQ,bb}\$ is correct. Take your operating conditions into account for minimum and maximum. You might need them for the next stages.
Operating conditions include commonly load, ...
1
vote
Synchronization of handshake channel with different clock domains
To ensure that data is grabbed reliably, the number of flip flops in each flop domain must be at least as great for request as for data, and the number in at least one of the domains must be greater ...
1
vote
Accepted
Synchronization of handshake channel with different clock domains
Synchronizing the data just adds latency to it. You don't want or need that: the data are guaranteed to be held stable until the handshake completes its round trip, ensuring its setup and hold time at ...
1
vote
Synchronization of handshake channel with different clock domains
Asynchronous data can take 2 or 3 clock cycles to pass through a double flip flop synchronizer. It’s pretty much random whether it takes 2 or 3. A synchronizer can “miss” a value change, so the value ...
2
votes
Synchronization of handshake channel with different clock domains
I'll draw a timing diagram, but this is what could happen.
Look at your first double FF synchronization circuit shown, the one going from left to right. Assume that the Req signal changes fro 0 to 1 ...
3
votes
Synchronization of handshake channel with different clock domains
Metastability can occur when the setup time to a register is not met. By register, consider a D-type Flip-Flop (DFF).
On such a bus, handshaking signals are intended to indicate when the associated ...
2
votes
Synchronization of handshake channel with different clock domains
If the data signals were synchronised with the same number of DFF's as used for the Req signal, then the set-up time of the synchronised data signals w.r.t the synchronised Req might not be met at the ...
Top 50 recent answers are included
Related Tags
timing × 345fpga × 52
digital-logic × 33
clock × 31
timing-analysis × 26
spi × 19
vhdl × 18
delay × 18
microcontroller × 17
flipflop × 17
verilog × 16
arduino × 13
adc × 12
timer × 12
constraints × 12
pic × 11
i2c × 11
sdc × 10
xilinx × 9
voltage × 8
capacitor × 8
stm32 × 7
avr × 7
signal × 7
555 × 7