Skip to main content

Universal Verification Methodology

The Universal Verification Methodology (UVM) is a standardized framework for verifying integrated circuits and re-configurable devices (such as FPGAs). It is a set of class libraries based on SystemVerilog (IEEE-1800)