6 votes

Implement glDrawArrays function in FPGA

This question shows a fundamental lack of understanding about how all these things relate, and is therefore unanswerable, except to explain why the question doesn't make sense. It's like you asked: I ...
user avatar
  • 6,416
2 votes

HLS like programming on Actel devices

There is a tool for working on High level synthesis and write C like code that gets transformed to verilog/vhdl code. The tool is called SmartHLS by Microsemi. Smart HLS user guide It is eclipse based ...
user avatar
1 vote

AXI Stream write and read not synchronized

First, changing the clock frequency to something the design wasn't synthesized for, might produce wrong results (having negative slack and so on). To fully answer your question, there are a few things ...
user avatar

Only top scored, non community-wiki answers of a minimum length are eligible