Skip to main content
Electrical Engineering
CapnJJ's user avatar
CapnJJ's user avatar
CapnJJ's user avatar
CapnJJ
  • Member for 8 years, 5 months
  • Last seen more than 1 year ago
  • Huntsville, AL, United States
Profile Activity
Stats
935
reputation
74k
reached
55
answers
0
questions
Communities
View all
About

Making the world a better place, one IC at a time.

https://www.linkedin.com/in/james-parker-480a4930/

Badges
View all badges
This user doesn’t have any gold badges yet.
4
silver badges
10
bronze badges
Top tags
View all tags
38
Score
18
Posts
33
Posts %
14
Score
12
Posts
22
Posts %
5
Score
3
Posts
5
Posts %
3
Score
11
Posts
20
Posts %
2
Score
7
Posts
13
Posts %
2
Score
4
Posts
7
Posts %
Top posts
View all questions and answers
answer
12
Number between square brackets on FPGA schematic
Jun 20, 2018
answer
8
Why are SRAM based FPGA used more than NVM based FPGA?
Nov 5, 2018
answer
6
How do you cast an integer as a time in VHDL?
Oct 3, 2018
answer
6
What is a reasonable way to connect small wires?
Jun 26, 2018
answer
6
Nested Vectored Interrupt Controller (NVIC) - Why is it "nested" and "vectored"?
Sep 4, 2018
answer
4
Significance of timing simulation for FPGA
Jan 3, 2019
answer
3
why do they use NULL in VHDL code
Jun 14, 2018
answer
2
How is ASIC design different from FPGA design? Do you write HDL (Verilog, VHDL) to design and ASIC the same way you would for an FPGA?
Apr 26, 2018
answer
2
Does 8b/10b decoding take running disparity into account?
May 9, 2018
answer
2
What is the purpose of built-in FPGA with Intels new chip
May 28, 2018