Tim's user avatar
Tim's user avatar
Tim's user avatar
Tim
  • Member for 11 years, 4 months
  • Last seen more than 6 years ago
Stats
1,316
reputation
212k
reached
35
answers
1
question
Loading…
About

Professional ASIC engineer with experience in RTL design, Verilog, synthesis, power, and timing issues on billion+ gate ICs.

Other hobbies include:

  • Computer Graphics
  • Android Programming
  • C++ Programming

Personal released projects:

Portfolio Map-----------Electron Flux

This user doesn’t have any gold badges yet.
7
silver badges
14
bronze badges
46
Score
16
Posts
44
Posts %
33
Score
10
Posts
28
Posts %
9
Score
3
Posts
8
Posts %
9
Score
2
Posts
6
Posts %
7
Score
4
Posts
11
Posts %
5
Score
2
Posts
6
Posts %
Top posts
View all questions and answers