The Stack Overflow podcast is back! Listen to an interview with our new CEO.
1,246
reputation
7
14

Tim

Professional ASIC engineer with experience in RTL design, Verilog, synthesis, power, and timing issues on billion+ gate ICs.

Other hobbies include:

  • Computer Graphics
  • Android Programming
  • C++ Programming

Personal released projects:

Portfolio Map-----------Electron Flux

35
answers
1
question
~140k
people reached

Top tags (43)

Score 44
Posts 16
Posts % 44
Score 32
Posts 10
Score 8
Posts 3
Score 7
Posts 4
Score 7
Posts 2
Score 4
Posts 3

Top posts (36) All Questions Answers | Votes Newest

View all questions and answers

Badges (21)

Gold

Silver

7

Rarest

Bronze

14

Rarest