Electrical Engineering
Network profile
437
reputation
3
10
21

nurabha

Apparently, this user prefers to keep an air of mystery about them.

3
answers
16
questions
~176k
people reached
  • Member for 6 years, 11 months
  • 107 profile views
  • Last seen Jun 19 at 20:29

Communities (25)

Top network posts

Top tags (39)

Score 2
Posts 2
Posts % 11
Score 2
Posts 1
Score 2
Posts 1
Score 0
Posts 10
Score 0
Posts 4
Score 0
Posts 3
View all tags →

Top posts (19) All Questions Answers | Votes Newest

11 Difference between If-else and Case statement in VHDL Jun 19 '13
9 How is a VHDL variable synthesized by synthesis tools Jun 19 '13
7 How to choose between Mealy and Moore state machine Jun 19 '13
7 Why FPGA's have latches when they are almost never used? Sep 2 '13
5 How can the number of clock cycles required to complete an instruction in a pipelined processor less than pipeline latency? Sep 26 '13
4 Problem in writing register maps using C structure for a TI Microcontroller Oct 25 '14
2 Functional and Timing accuracy of an RTL Model Nov 24 '14
2 Gated clocks and clock enables in FPGA and ASICS Jun 19 '13
2 Fixing Setup and hold timing violations in FPGA's and ASIC designs Jun 20 '13
2 conversion from Moore To Mealy Jun 19 '13
View all questions and answers →

Badges (34)

Gold

3

Rarest

Silver

10

Rarest

Bronze

21

Rarest

View all badges →