User nurabha - Electrical Engineering Stack Exchange

nurabha

Member for 9 years, 1 month

Stats

837

reputation

238k

reached

4

answers

21

questions

Loading…

About

Apparently, this user prefers to keep an air of mystery about them.

Communities (29)

Top network posts

3

gold badges

Famous Question

× 3

Jan 14 '18

14

silver badges

Yearling

× 4

Oct 21 '20
Notable Question

× 10

Aug 10

24

bronze badges

Announcer

Dec 12 '19
Excavator

Jun 19 '13
Revival

Oct 12 '15

View all badges

Top tags (48)

state-machines

Score 2

Posts 2

Posts % 8

verilog

Score 1

Posts 9

system-verilog

Score 1

Posts 4

generic

Score 1

Posts 3

multiplexer

Score 1

Posts 2

vhdl

Score 0

Posts 10

View all tags →

Top posts (25)

All Questions Answers

Votes Newest

11 Difference between If-else and Case statement in VHDL Jun 19 '13

10 How is a VHDL variable synthesized by synthesis tools Jun 19 '13

8 How to choose between Mealy and Moore state machine Jun 19 '13

8 Why FPGA's have latches when they are almost never used? Sep 2 '13

5 How can the number of clock cycles required to complete an instruction in a pipelined processor less than pipeline latency? Sep 26 '13

4 Problem in writing register maps using C structure for a TI Microcontroller Oct 25 '14

4 Gated clocks and clock enables in FPGA and ASICS Jun 19 '13

4 Fixing Setup and hold timing violations in FPGA's and ASIC designs Jun 20 '13

2 Functional and Timing accuracy of an RTL Model Nov 24 '14

2 What is the meaning of "do not populate test points" in a board schematic Jul 19 '19

View all questions and answers →

Electrical Engineering Stack Exchange works best with JavaScript enabled