Skip to main content
Electrical Engineering
Carl's user avatar
Carl's user avatar
Carl's user avatar
Carl
  • Member for 12 years, 1 month
  • Last seen more than 1 year ago
Profile Activity
Stats
401
reputation
159k
reached
9
answers
0
questions
Communities
View all
Badges
View all badges
This user doesn’t have any gold badges yet.
5
silver badges
5
bronze badges
Top tags
View all tags
26
Score
6
Posts
67
Posts %
15
Score
2
Posts
22
Posts %
11
Score
2
Posts
22
Posts %
5
Score
1
Posts
11
Posts %
5
Score
1
Posts
11
Posts %
4
Score
3
Posts
33
Posts %
Top posts
answer
8
VHDL: integers for synthesis?
Aug 5, 2014
answer
7
How can I specify "don't care" signals in VHDL?
Aug 5, 2014
answer
5
Free IDE for VHDL and Verilog
Aug 14, 2012
answer
4
Inferring Dual-Port Block RAM
Aug 6, 2014
answer
2
VHDL: Looping through a module asynchronously
May 22, 2014
answer
1
Controlling 500 LEDs with PWM
Aug 14, 2012
answer
1
process timing on FPGA
May 22, 2014
answer
1
Why no JTAG connection?
Jul 24, 2014
answer
0
VHDL Logic Simplification
Dec 25, 2012
Top network posts
View all network posts
26
How can I figure out why Suspend sometimes fails?
19
How to wrap git commit comments?
17
How do I get fan control working?
15
How can I add text and images (for example, a signature) to a PDF?
14
Two figures side by side