Electrical Engineering
CanisMajoris's user avatar
CanisMajoris's user avatar
CanisMajoris's user avatar
CanisMajoris
  • Member for 7 years, 4 months
  • Last seen more than 2 years ago
Profile Activity
Stats
83
reputation
24k
reached
0
answers
5
questions
Communities
Badges
View all badges
1
gold badge
3
silver badges
9
bronze badges
Top tags
View all tags
0
Score
2
Posts
40
Posts %
0
Score
1
Posts
20
Posts %
0
Score
1
Posts
20
Posts %
0
Score
1
Posts
20
Posts %
0
Score
1
Posts
20
Posts %
0
Score
1
Posts
20
Posts %
Top posts
All Questions Answers
Score Newest
question
3
Vivado : constraints setup for SPI interface with common clock
Nov 4, 2018
question
2
getting rid of dc offset at input of unity gain difference amplifier
Aug 1, 2016
question
2
altium polygon and nets
Sep 16, 2016
question
1
How to use LVCMOS18 (1.8V I/O) on Artix 7 (Arty evaluation board)
Mar 9, 2017
question
0
real to std_logic_vector in VHDL
Nov 10, 2017

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.