Skip to main content
Electrical Engineering
Tom L.'s user avatar
Tom L.'s user avatar
Tom L.'s user avatar
Tom L.
  • Member for 12 years
  • Last seen this week
  • Vorarlberg
Profile Activity

257 Answers

Score Activity Newest
15 votes
Accepted

Difference between Ground and Digital Ground

13 votes
Accepted

Terminology question: does the term "bit-banging" implies not using external signal edge interrupts for timing?

10 votes
Accepted

How do I design a through-hole pad in Altium Designer?

10 votes
Accepted

Top layer and Top solder layer Altium

9 votes
Accepted

Why does Altium delete my GND vias?

9 votes

Designing for pick and place

9 votes
Accepted

Writing bootloader for STM32 by C language in Keil

9 votes

Determining I2C Address without Datasheet

8 votes

RAM and MMU requirement in ARM 11

8 votes
Accepted

Is there a standard I2C/SM bus protocol for laptop battery packs

7 votes

How to draw a PCB in Altium without schematic?

7 votes
Accepted

Altium: Duplicate NET in hierarchical design

7 votes

Difference between a bus and a wire

7 votes

For embedded code, why should I use "uint_t" types instead of "unsigned int"?

7 votes
Accepted

What are some good Electrical and Electronics blogs worth following?

6 votes

Why can't I find SOCs with integrated memory?

6 votes
Accepted

diference between RTOS and OS?

6 votes
Accepted

Faster IO on ARM Cortex-M3 (Sam3x8e) than PIO_SODR and PIO_CODR?

6 votes
Accepted

Altium: Create custom pad

6 votes

How to route Ethernet PCB ?

5 votes
Accepted

TrueSTUDIO look and feel

5 votes
Accepted

RS-485 using USART or UART port on STM32

5 votes
Accepted

BOM style output for library in Altium

5 votes

Will this PCB trace GSM antenna be affected by EMI?

5 votes

How can I add a logo to PCB with Altium Designer?

5 votes

Best Linux filesystem to use on MMC memory chip?

5 votes
Accepted

Low volume PCB assembly testing

5 votes
Accepted

Replacing a custom serial port connector with a Micro-USB 2 plug

5 votes
Accepted

Why make all the PCB GND or VCC?

5 votes
Accepted

Adding Delay to Verilog Timing

1
2 3 4 5
…
9