Electrical Engineering
dst's user avatar
dst's user avatar
dst's user avatar
dst
  • Member for 7 years, 6 months
  • Last seen more than 6 years ago
Profile Activity
Stats
81
reputation
5k
reached
8
answers
0
questions
Communities
View all
About

FPGA Design using VHDL.

Interests: Food - cooking & devouring. Sports - Any et al.

Badges
This user doesn’t have any gold badges yet.
This user doesn’t have any silver badges yet.
5
bronze badges
Top tags
View all tags
4
Score
6
Posts
75
Posts %
2
Score
4
Posts
50
Posts %
2
Score
2
Posts
25
Posts %
1
Score
2
Posts
25
Posts %
1
Score
2
Posts
25
Posts %
1
Score
2
Posts
25
Posts %
Top posts
answer
1
measurement of the number of LUTs-FF pairs and logic cells under most efficient and inefficient condition
Oct 21, 2016
answer
1
Is there a method to provide physical stimulus to design inside FPGA like we do in VHDL test bench?
Oct 26, 2016
answer
1
How do I reset my registers on Digital Clock Manager output?
Nov 21, 2016
answer
1
Index into std_logic_vector using signal
May 30, 2017
answer
1
Is it good to code combinational and sequential logic separated into two always blocks?
Jun 6, 2017
answer
0
Inferring RAM block usage with FIFO
Oct 26, 2016
answer
0
Test in VHDL of working frequency of a combinatorial component
Nov 28, 2016
answer
0
verilog - altera fpga "error pin x has multiple drivers due to the non-tri-state driver"
Jun 6, 2017