Electrical Engineering
Juergen's user avatar
Juergen's user avatar
Juergen's user avatar
Juergen
  • Member for 6 years, 2 months
  • Last seen more than a week ago
  • Germany
Profile Activity
Stats
151
reputation
1k
reached
1
answer
1
question
Communities
About

FPGA Design Engineer

Badges
This user doesn’t have any gold badges yet.
This user doesn’t have any silver badges yet.
6
bronze badges
Top tags
3
Score
2
Posts
100
Posts %
3
Score
2
Posts
100
Posts %
3
Score
2
Posts
100
Posts %
3
Score
2
Posts
100
Posts %
3
Score
2
Posts
100
Posts %
Top posts
All Questions Answers
Score Newest
answer
3
SDC Constraint for reset synchronizer
Apr 7, 2021
question
2
SDC Constraint for reset synchronizer
Apr 6, 2021
Top network posts
View all network posts
9
Compiling Python 3.5 code with Cython and MinGW on Windows 7 (64bit)
7
Compiling Python 3.5 code with Cython and MinGW on Windows 7 (64bit)
6
VHDL initialize generic array of std_logic_vector
5
How can I write the same line into several files in VHDL

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.