Electrical Engineering
Roman's user avatar
Roman's user avatar
Roman's user avatar
Roman
  • Member for 6 years, 7 months
  • Last seen more than 5 years ago
  • Tomsk, Tomsk Oblast, Russia
Profile Activity
Stats
298
reputation
23k
reached
16
answers
0
questions
Communities
Badges
This user doesn’t have any gold badges yet.
2
silver badges
7
bronze badges
Top tags
View all tags
7
Score
11
Posts
69
Posts %
3
Score
3
Posts
19
Posts %
2
Score
1
Posts
6
Posts %
2
Score
1
Posts
6
Posts %
1
Score
2
Posts
12
Posts %
1
Score
2
Posts
12
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
answer
2
Verilog RAM module with Register File & Testbench
Mar 13, 2017
answer
2
Why I get 'u' even after initial the signal to '0'?
Mar 27, 2017
answer
1
U and the end of vector in iSIM
Feb 28, 2017
answer
1
How do I setup entity for a 1 to 2^n output demux with n select lines using VHDL?
Mar 15, 2017
answer
1
VHDL simulation shows 'u' by read the input
Mar 22, 2017
answer
1
Silly serial adder design with control unit
Mar 24, 2017
answer
1
T-flip flop in Verilog
Mar 26, 2017
answer
1
What logic function is implemented with these logic gates, how to complete truth table
Apr 14, 2017
answer
1
VHDL Syntax Errors for Counter
May 8, 2017
answer
0
AXI master bus functional model in VHDL
Feb 28, 2017

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.