Electrical Engineering
ruach's user avatar
ruach's user avatar
ruach's user avatar
ruach
  • Member for 5 years, 11 months
  • Last seen more than a month ago
Profile Activity
Stats
359
reputation
49k
reached
0
answers
12
questions
Communities
View all
About

God bless you :)

Badges
View all badges
1
gold badge
5
silver badges
15
bronze badges
Top tags
View all tags
0
Score
11
Posts
92
Posts %
0
Score
1
Posts
8
Posts %
0
Score
1
Posts
8
Posts %
0
Score
1
Posts
8
Posts %
0
Score
1
Posts
8
Posts %
0
Score
1
Posts
8
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
question
6
Question about Synthesizable For loop and Generate
Jan 15, 2018
question
5
Why the one-hot state encoding has an advantage in decoding compared to binary state encoding?
Feb 3, 2018
question
4
What is the difference between scalar array and vector array?
Feb 5, 2018
question
2
Why Verilog doesn't introduce a FF for reg type variable in always@* block and why reg is allowed in combinational circuits
Dec 19, 2017
question
2
How to use the parameter in comparing the variable and constant value?
Feb 2, 2018
question
1
always @* block in sequential circuit
Dec 18, 2017
question
1
Verilog simulation: How can I start my circuit after the reset signal is turned off?
Dec 20, 2017
question
1
<Verilog> Mixed blocking & non-blocking assignment
Dec 26, 2017
question
1
How does the rollback work in a FIFO?
Jan 30, 2018
question
1
Declaring vector variable in the Verilog not starting with the MSB(e.g,. reg var[0][20])
Feb 4, 2018
Top network posts
View all network posts
25
What are key differences between sbt-pack and sbt-assembly?
19
Is the TLB shared between multiple cores?
11
How to install cpupower on Ubuntu 14.04 (kernel 4.6.0)
10
What's the purpose of the LEA instruction?
5
Bash: What is the scope of the process substitution?

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.