Electrical Engineering
andrsmllr's user avatar
andrsmllr's user avatar
andrsmllr's user avatar
andrsmllr
  • Member for 10 years, 11 months
  • Last seen more than a week ago
Profile Activity
Stats
883
reputation
161k
reached
14
answers
10
questions
Communities
View all
Badges
View all badges
1
gold badge
8
silver badges
22
bronze badges
Top tags
View all tags
30
Score
12
Posts
50
Posts %
10
Score
3
Posts
12
Posts %
8
Score
10
Posts
42
Posts %
3
Score
8
Posts
33
Posts %
3
Score
4
Posts
17
Posts %
1
Score
2
Posts
8
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
question
11
What is a "half latch" in an FPGA?
Jan 25, 2018
answer
11
What is the use of 'event in vhdl?
Jun 10, 2015
answer
10
How is a VHDL variable synthesized by synthesis tools
Jun 21, 2013
question
8
What is the exact difference between SGMII and 1000Base-X?
Dec 3, 2014
question
4
Advantage of clock enable over clock division
Mar 16, 2016
question
3
Inferring BRAM with unused addresses efficiently
Oct 24, 2013
answer
3
Active serial configuration flash (EPCS & EPCQ) vs normal SPI flash
Dec 2, 2015
answer
3
VHDL: Is it possible to have a "variable length" string in VHDL like in programming languages?
Feb 18, 2016
question
2
Termination of a convolutional encoder vs. state register reset
Jan 8, 2013
question
2
BlockRAM location constraints (Xilinx)
Oct 23, 2014
Top network posts
View all network posts
8
smallmatrix with vertical line as column separator, how to do it
7
Is there something similar to std::function before C++11?
7
adder in verilog
7
Cisco AnyConnect Secure Mobility Client service can not start on Windows 7 64 bit system
6
How do I install GTKWave on Windows?

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.