Electrical Engineering
Matt's user avatar
Matt's user avatar
Matt's user avatar
Matt
  • Member for 4 years, 11 months
  • Last seen more than a month ago
Profile Activity
Stats
606
reputation
30k
reached
37
answers
2
questions
Communities
View all
Badges
View all badges
1
gold badge
4
silver badges
6
bronze badges
Top tags
View all tags
13
Score
8
Posts
21
Posts %
11
Score
13
Posts
33
Posts %
10
Score
5
Posts
13
Posts %
7
Score
3
Posts
8
Posts %
4
Score
4
Posts
10
Posts %
3
Score
2
Posts
5
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
answer
5
Why would an AND gate need six transistors?
Nov 22, 2020
answer
4
Do more logic gates in series mean more slowing of the output result?
Jul 27, 2021
answer
3
Why not implement 1Gbps, when all I need is 20Mbps?
May 20, 2018
answer
3
FSM sequence detector in Verilog
Apr 10, 2019
answer
2
Why can't I use assign operator on multiple bits?
May 14, 2018
answer
2
mips single-cycle branch verilog
Sep 2, 2018
answer
2
Verilog circuit not synchronous
Oct 13, 2018
answer
2
Circuit to "zoom in" on mV fluctuations of a DC signal?
Apr 17, 2019
answer
2
Through node analysis, how do i find the unknown?
Mar 23, 2021
answer
2
Problem with PIPO Register - Verilog
Apr 16, 2021
Top network posts
View all network posts
10
How to avoid stopping when I play a wrong note on the piano

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.