User Arseniy

42 votes

2 answers

9k views

Why do banana plugs need these holes?

connector banana-jack

asked Sep 7, 2020 at 10:21

23 votes

3 answers

6k views

Why does RAM (any type) access time decrease so slowly?

asked Feb 19, 2019 at 16:42

2 votes

2 answers

169 views

Is it possible to make hierarchy of constants in System Verilog?

system-verilog

asked Feb 19, 2019 at 17:47

2 votes

3 answers

392 views

Is it a good practice to define TRUE/FALSE constants in SystemVerilog?

fpga verilog system-verilog

asked Mar 29, 2021 at 6:17

2 votes

1 answer

313 views

Must an SV inout port be only in the top module?

fpga system-verilog

asked Nov 25, 2020 at 11:14

2 votes

1 answer

41 views

How to measure the I-V characteristic for IBIS-model?

current-measurement buffer ibis

asked Dec 2, 2021 at 13:03

2 votes

0 answers

46 views

Is there a single word term for doubled amplitude of square wave?

terminology square amplitude

asked Feb 9 at 10:56

1 vote

1 answer

155 views

How to parameterize a clock divider?

fpga verilog clock counter

asked Mar 25, 2021 at 14:11

1 vote

0 answers

34 views

Is there a standard that describes the term "coplanar waveguide"?

terminology waveguide

asked Feb 3 at 6:44

1 vote

2 answers

113 views

What are the reasons to use SWR instead of the reflection coefficient?

impedance swr-meter reflection-coefficient

asked Dec 21, 2021 at 8:37

1 vote

1 answer

139 views

How long can a DDR memory row be activated?

measurement ddr ddr3

asked Jun 15, 2021 at 14:28

1 vote

4 answers

239 views

How can I match a transmission line impedance on the source side?

fpga oscilloscope transmission-line impedance-matching coaxial

asked Aug 12, 2021 at 15:54

1 vote

3 answers

390 views

What is the maximum frequency of CMOS level triangle wave?

operational-amplifier cmos square

asked Mar 28, 2020 at 10:33

0 votes

2 answers

438 views

Is it necessary to declare reg before assignment in Verilog?

verilog system-verilog

asked Apr 24, 2020 at 6:30

0 votes

1 answer

2k views

How to create a nested for-loop in Verilog?

verilog crc lfsr

asked Oct 5, 2020 at 9:03

0 votes

1 answer

541 views

What is the best method to transmit a DVI-D video signal from a FPGA?

fpga hdmi lvds

asked Nov 3, 2020 at 15:51

0 votes

0 answers

76 views

Where can I find IC packages list wich used in BSDL files?

jtag packages pinout boundary-scan

asked Aug 20, 2019 at 6:46

0 votes

2 answers

221 views

What is the maximum frequency to use diodes for distortion?

rf diodes high-frequency distortion

asked Feb 23, 2020 at 18:12

0 votes

1 answer

89 views

Why am I not receiving a 60 MHz signal from CLKOUT in sync.FIFO mode on the FT2232H?

ftdi labview

asked Mar 23, 2020 at 14:38

0 votes

0 answers

44 views

Does HyperLynx have an impedance calculator for coplanar waveguide?

simulation impedance signal-integrity hyperlynx

asked Oct 30, 2021 at 19:20

0 votes

4 answers

110 views

How to name the frequency of digital signal?

frequency digital-communications terminology

asked Feb 2 at 8:22

0 votes

1 answer

23 views

What is the value that captured into BYPASS register?

jtag

asked Apr 8 at 7:49

0 votes

2 answers

66 views

Why do the JTAG parallel registers update on the falling edge?

jtag

asked Apr 15 at 16:21

0 votes

0 answers

46 views

+50

Is it possible to display a custom error message in Synplify syntezis with SystemVerilog code?

system-verilog hdl quartus systemverilog-assertions synplify

asked Jun 22 at 11:54

-1 votes

3 answers

115 views

Why use multiple regulators?

power-supply dc-dc-converter ldo

asked Dec 10, 2020 at 7:38

-2 votes

1 answer

88 views

Why is BSDL syntax so wordy?

vhdl jtag

asked Apr 3 at 10:03

-7 votes

1 answer

390 views

Will RTOS's be displace by FPGA's? [closed]

fpga rtos

asked Jun 26, 2020 at 8:52

Stack Exchange Network

current community

your communities

more stack exchange communities

27 Questions

Why do banana plugs need these holes?

Why does RAM (any type) access time decrease so slowly?

Is it possible to make hierarchy of constants in System Verilog?

Is it a good practice to define TRUE/FALSE constants in SystemVerilog?

Must an SV inout port be only in the top module?

How to measure the I-V characteristic for IBIS-model?

Is there a single word term for doubled amplitude of square wave?

How to parameterize a clock divider?

Is there a standard that describes the term "coplanar waveguide"?

What are the reasons to use SWR instead of the reflection coefficient?

How long can a DDR memory row be activated?

How can I match a transmission line impedance on the source side?

What is the maximum frequency of CMOS level triangle wave?

Is it necessary to declare reg before assignment in Verilog?

How to create a nested for-loop in Verilog?

What is the best method to transmit a DVI-D video signal from a FPGA?

Where can I find IC packages list wich used in BSDL files?

What is the maximum frequency to use diodes for distortion?

Why am I not receiving a 60 MHz signal from CLKOUT in sync.FIFO mode on the FT2232H?

Does HyperLynx have an impedance calculator for coplanar waveguide?

How to name the frequency of digital signal?

What is the value that captured into BYPASS register?

Why do the JTAG parallel registers update on the falling edge?

Is it possible to display a custom error message in Synplify syntezis with SystemVerilog code?

Why use multiple regulators?

Why is BSDL syntax so wordy?

Will RTOS's be displace by FPGA's? [closed]