Skip to main content
KevinSim's user avatar
KevinSim's user avatar
KevinSim's user avatar
KevinSim
  • Member for 5 years, 2 months
  • Last seen more than 4 years ago
8 votes
3 answers
10k views

Are there any free simulators for SystemVerilog? [closed]

3 votes
3 answers
4k views

Can a transistor amplify voltage?

2 votes
1 answer
101 views

What is the least expensive way to build a three-bit shift register?

2 votes
2 answers
472 views

How do I draw a transistor with a circle at the base?

2 votes
3 answers
3k views

can I build a multiplexer with just four transistors?

1 vote
4 answers
2k views

relative price of a transistor and a capacitor

1 vote
2 answers
3k views

How do I represent in Verilog a circuit with a resistor?

1 vote
3 answers
1k views

What does high impedance value mean?

1 vote
0 answers
45 views

Will this attempt at building a four transistor multiplexer work?

1 vote
1 answer
581 views

Will this schematic work as a four-bit shift register?

1 vote
2 answers
3k views

Can a Verilog function return an array indexed from one to the value passed in as an input parameter?

0 votes
2 answers
692 views

Can size of a module's port be input as a parameter in Verilog?

0 votes
1 answer
62 views

Why am I getting different behavior between my multiplexer and by bit storage schematic?

0 votes
0 answers
58 views

Would this shift register schematic avoid master/slave if I extended it to four billion bits? [duplicate]

0 votes
3 answers
2k views

Getting around two dimensional array prohibition

-1 votes
2 answers
95 views

trying to figure out the differences between the six transistors provided by the schematic tool [closed]

-4 votes
1 answer
659 views

Does LTSpice even have a time delay for its MOSFETs?