Skip to main content
Electrical Engineering
user164324's user avatar
user164324's user avatar
user164324's user avatar
user164324
  • Member for 5 years, 6 months
  • Last seen more than 3 years ago
Profile Activity
Stats
49
reputation
10k
reached
0
answers
12
questions
Communities
View all
Badges
View all badges
This user doesn’t have any gold badges yet.
1
silver badge
7
bronze badges
Top tags
View all tags
0
Score
7
Posts
58
Posts %
0
Score
2
Posts
17
Posts %
0
Score
2
Posts
17
Posts %
0
Score
2
Posts
17
Posts %
0
Score
2
Posts
17
Posts %
0
Score
1
Posts
8
Posts %
Top posts
View all questions and answers
question
2
VHDL: Can't give a std_logic type a value of 0 or 1 (on or off)
Nov 21, 2019
question
1
Making a simple 4 bit adder into a 4 bit adder with carry in & out
Oct 18, 2019
question
1
ATMEL STUDIO: avrdude.exe: ser_open(): can't open device
Nov 28, 2019
question
0
MEGA2560 only starts program after pressing RESET button multiple times
Jun 12, 2019
question
0
Superposition theorem with phasors [duplicate]
Sep 8, 2019
question
0
Different types of full adders
Sep 16, 2019
question
0
Finding a transfer function by voltage division
Nov 2, 2019
question
0
Understanding this IBD to make a Guess Game in VHDL
Nov 12, 2019
question
0
VHDL: Port mapping to physical pins when you have "subcomponents" inside a component
Nov 16, 2019
question
0
VHDL: I have a lot of inferring latches due to my case statement
Nov 23, 2019