Electrical Engineering
Profile Activity
Network profile
422
reputation
1
8

Quantum0xE7

Apparently, this user prefers to keep an air of mystery about them.

4
answers
38
questions
~5k
people reached
  • Member for 1 year, 1 month
  • 25 profile views
  • Last seen yesterday

Communities (11)

Top network posts

Top tags (48)

Score 2
Posts 14
Posts % 33
Score 2
Posts 10
Score 2
Posts 7
Score 2
Posts 2
Score 2
Posts 2
Score 0
Posts 8
View all tags →

Top posts (42)

All Questions Answers
Votes Newest
6 How can a SerDes based link be used to replace the age old UART? [closed] Jun 29
4 Can the “unknown” turn-on state of registers in digital circuit be used as seed for random number sequence? Jul 27
2 What features should/must be present inside a prototype FPGA board to aid in debug? Jul 20
2 Are FPGA Mezzanine Card (FMC) interfaces supposed to be compatible across different FPGA boards? Mar 18
2 Why can't dual port RAM be read out using the Quartus In-System Memory Content Editor? Feb 13
2 How to convert single precision floating point numbers in a file into their 32 bit representation in VHDL Jun 26 '19
2 Are FPGAs for experimentation alone? Aug 6
1 Verifying custom Qsys component? Jul 23 '19
1 What is the difference between words and symbols in Qsys, how to know which one to use? Jul 25 '19
1 How to implement VHDL wait with timeout Jul 29 '19
View all questions and answers →

Badges (9)

Gold

—

Silver

1

Rarest

Bronze

8

Rarest