Electrical Engineering
Network profile
97
reputation
7

Quantum0xE7

Apparently, this user prefers to keep an air of mystery about them.

1
answer
15
questions
~1k
people reached
  • Member for 5 months
  • 13 profile views
  • Last seen Dec 4 at 14:22

Communities (4)

Top network posts

We respect a laser-like focus on one topic.

Top tags (14)

Score 2
Posts 9
Posts % 56
Score 2
Posts 2
Score 2
Posts 2
Score 0
Posts 4
Score 0
Posts 3
Score 0
Posts 1
View all tags →

Top posts (16) All Questions Answers | Votes Newest

2 How to convert single precision floating point numbers in a file into their 32 bit representation in VHDL Jun 26
1 Verifying custom Qsys component? Jul 23
1 What is the difference between words and symbols in Qsys, how to know which one to use? Jul 25
1 How to implement VHDL wait with timeout Jul 29
1 How to resolve VHDL packages constant name clash? Aug 1
0 What information does .lib file in ActiveHDL contain? Aug 21
0 Does VHDL permit “alias” for procedures in packages like we can use them for “external signasl”? Aug 28
0 In AHB (and other related buses), what is meaning of a “mirrored” master and “mirrored slave”, why is this required? Sep 4
0 Why are VHDL “external names” that are used to create alias to signal at another level of hierarchy, not synthesizeable? Sep 18
0 I want to find out how many Nios processors are on the board that I am linked with using JTAG, how to do this? Oct 24
View all questions and answers →

Badges (7)

Gold

—

Silver

—

Bronze

7

Rarest