Skip to main content
Electrical Engineering
Michael Rahav's user avatar
Michael Rahav's user avatar
Michael Rahav's user avatar
Michael Rahav
  • Member for 4 years, 10 months
  • Last seen this week
Profile Activity
Stats
549
reputation
23k
reached
1
answer
31
questions
Communities
View all
Badges
View all badges
This user doesn’t have any gold badges yet.
3
silver badges
16
bronze badges
Top tags
View all tags
0
Score
28
Posts
88
Posts %
0
Score
18
Posts
56
Posts %
0
Score
8
Posts
25
Posts %
0
Score
8
Posts
25
Posts %
0
Score
5
Posts
16
Posts %
0
Score
4
Posts
12
Posts %
Top posts
View all questions and answers
question
7
What is the purpose of this circuit?
Nov 14, 2019
question
6
FPGA register initialization
Apr 25, 2021
question
3
Synchronous reset in multi clock FPGA design
Nov 11, 2020
question
3
Clock jitter - ppm, ui, ps
Dec 2, 2020
question
3
questions about up-sampling and moving from slow to fast clock domain in FPGA
Dec 28, 2020
question
3
How do FPGAs implement the inequality operator?
Feb 15
question
2
Sine to Square wave converted using only transistors
Nov 13, 2019
question
2
Transfer Verilog Code to For Loops Syntax
Apr 27, 2020
question
1
Verilog syntax question: z=&{x,y};
Feb 3, 2020
question
1
Bad results from using Lattice FPGA Interface to capture ADC data
Feb 27, 2020