Electrical Engineering
Light's user avatar
Light's user avatar
Light's user avatar
Light
  • Member for 2 years, 10 months
  • Last seen this week
Profile Activity
Stats
313
reputation
11k
reached
17
answers
4
questions
Communities
About

CODE IS POWER !!

Badges
View all badges
1
gold badge
2
silver badges
11
bronze badges
Top tags
View all tags
5
Score
4
Posts
19
Posts %
4
Score
7
Posts
33
Posts %
3
Score
3
Posts
14
Posts %
3
Score
2
Posts
10
Posts %
2
Score
2
Posts
10
Posts %
2
Score
2
Posts
10
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
answer
3
Confusion about open-drain for I2C
Sep 19, 2020
answer
3
What logic gate matches the truth table below?
Oct 23, 2020
question
2
How to correctly constrain a clock network with lots of mux branches?
Aug 13, 2021
answer
2
How to get a FPGA design that will definitely work on actual hardware
Aug 25, 2020
answer
2
What's the relationship between chips, wafers, and dies in a computer?
Sep 19, 2020
answer
2
How to Use Addresses with Single Port RAM on FPGA
Oct 19, 2020
question
1
Why are buffered versions of inputs used in Verilog simulation models?
Feb 6
answer
1
Will 2 always@ blocks that run at the same time in verilog use old or recent values of outputs?
Aug 5, 2020
answer
1
Using a counter to count how many clock cycles a signal is high using Verilog
Aug 26, 2020
question
0
Essential difference between normal irda mode and low-power irda mode?
Aug 3, 2020
Top network posts
View all network posts
8
Keep cursor line vertically centered in vim
7
Can we add "results found on these sites" and "sort by time" function to "search all sites"?
6
Efficient way to format curly braces to be inline

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.