As of May 31, 2023, we have updated our Code of Conduct.
Electrical Engineering
gnuarm's user avatar
gnuarm's user avatar
gnuarm's user avatar
gnuarm
  • Member for 2 years, 7 months
  • Last seen more than a week ago
  • Mid-Atlantic US
Profile Activity
Stats
187
reputation
6k
reached
2
answers
9
questions
Communities
View all
About

I perform board level design and VHDL in support of manufacturing.

Always looking for new FPGA products.

I'm also interested in programmable mixed signal devices such as GreenPAK from Renesas.

Badges
View all badges
This user doesn’t have any gold badges yet.
This user doesn’t have any silver badges yet.
11
bronze badges
Top tags
View all tags
3
Score
1
Posts
9
Posts %
3
Score
1
Posts
9
Posts %
1
Score
7
Posts
64
Posts %
1
Score
3
Posts
27
Posts %
1
Score
2
Posts
18
Posts %
0
Score
2
Posts
18
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
question
4
Do FTDI serial port chips use a soft UART, or a hardware UART?
Nov 5, 2022
question
3
VHDL Aggregate on Left Side of Assignment : Error in Simulator
Oct 19, 2020
answer
3
Questions about RS422 driver
Apr 15
question
1
How to Simulate VHDL when Using a Vendor's Tool Generated Instantiation Code?
Oct 21, 2020
question
1
VHDL 2008 Implicit Condition Operator Error? or Not?
Oct 24, 2020
question
1
Using VHDL integer_vector for a block ram type, how to restrict the integer range?
Oct 25, 2020
question
1
VHDL Event vs. Transaction
Nov 10, 2020
question
1
VHDL : Can New Operators be Defined?
Dec 15, 2020
answer
1
Using VHDL integer_vector for a block ram type, how to restrict the integer range?
Oct 25, 2020
question
0
VHDL - Don't care ('-') value in the matching select/case statement expression
Oct 29, 2020

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.