Electrical Engineering
titan's user avatar
titan's user avatar
titan's user avatar
titan
  • Member for 10 years, 1 month
  • Last seen this week
Profile Activity
Stats
137
reputation
18k
reached
1
answer
12
questions
Communities
View all
Badges
View all badges
This user doesn’t have any gold badges yet.
3
silver badges
15
bronze badges
Top tags
View all tags
1
Score
4
Posts
31
Posts %
1
Score
3
Posts
23
Posts %
1
Score
3
Posts
23
Posts %
1
Score
2
Posts
15
Posts %
1
Score
2
Posts
15
Posts %
0
Score
7
Posts
54
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
question
3
RAM memory modelling in Verilog
Nov 8, 2014
question
2
Synchronizing multiplier with adder to form mac
Mar 13, 2014
question
2
Combinational logic delay is greater than clock period
Aug 5, 2014
question
1
Bit compression in Verilog
Feb 19, 2014
question
1
Synthesis of a multiplier design
May 23, 2014
question
1
Setup and hold time
Aug 5, 2014
question
1
Random Access Memory Modelling in Verilog
Nov 17, 2014
answer
1
Cadence SoC encounter
Jun 7, 2014
question
0
Synthesis of Verilog code in Cadence
Apr 7, 2014
question
0
Cadence SoC encounter
Apr 22, 2014

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.