Skip to main content
Electrical Engineering
daniel's user avatar
daniel's user avatar
daniel's user avatar
daniel
  • Member for 3 years, 10 months
  • Last seen more than 3 years ago
Profile Activity
Stats
31
reputation
17k
reached
0
answers
7
questions
Communities
Badges
View all badges
This user doesn’t have any gold badges yet.
2
silver badges
7
bronze badges
Top tags
View all tags
0
Score
3
Posts
43
Posts %
0
Score
3
Posts
43
Posts %
0
Score
2
Posts
29
Posts %
0
Score
2
Posts
29
Posts %
0
Score
2
Posts
29
Posts %
0
Score
2
Posts
29
Posts %
Top posts
question
2
RISC-V assembly lui?
Jan 27, 2021
question
0
Why we can't do forward in RiscV?
Jan 27, 2021
question
0
Writing function using sigma?
Jan 28, 2021
question
0
posedge clk vs. posedge clk, posedge reset
Jan 29, 2021
question
-1
Simplify x'z+yz'+x'y?
Jan 27, 2021
question
-1
System Verilog, order of execution?
Jan 29, 2021
question
-4
always_ff order of commands?
Jan 30, 2021