Electrical Engineering
dsp_curious's user avatar
dsp_curious's user avatar
dsp_curious's user avatar
dsp_curious
  • Member for 1 year, 10 months
  • Last seen more than a month ago
Profile Activity
Stats
25
reputation
1k
reached
1
answer
5
questions
Communities
Badges
This user doesn’t have any gold badges yet.
This user doesn’t have any silver badges yet.
5
bronze badges
Top tags
View all tags
0
Score
6
Posts
100
Posts %
0
Score
2
Posts
33
Posts %
0
Score
2
Posts
33
Posts %
0
Score
2
Posts
33
Posts %
0
Score
2
Posts
33
Posts %
0
Score
1
Posts
17
Posts %
Top posts
All Questions Answers
Score Newest
question
1
What is the easiest way to replace a design inside an Intel Cyclone SoC? [closed]
Feb 4, 2022
question
0
How to judge my achievable design frequency on FPGA?
Dec 27, 2021
question
0
Is there a tool or method to list signals that have no reset in the HDL design for an FPGA?
Jul 6, 2022
question
0
How to map function arguments to a BRAM in HLS?
Dec 29, 2022
answer
0
Is there a tool or method to list signals that have no reset in the HDL design for an FPGA?
Jul 7, 2022
question
-1
What is a correct approach to implemement an AXI stream interface? [closed]
Nov 20, 2021

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.