Electrical Engineering
Profile Activity
Meta user
Network profile
1,362
reputation
1
12
25

Philippe

  • Co-founder and CEO of Sigasi
  • Lava lamp owner
  • Black belt in aikidō
  • Enjoys teaching programming skills to grade schoolers.
26
answers
5
questions
~232k
people reached

Communities (23)

Top network posts

Top tags (0)

This user has not participated in any tags.

Top posts (31)

All Questions Answers
Votes Newest
25 std_logic or std_ulogic? Jul 28 '11
25 VHDL vs. Verilog Jul 13 '11
13 Any native Mac OS X environments for getting started with VHDL / FPGAs? Feb 28 '11
11 What is the standard way to halt a VHDL testbench after a certain time period? Sep 26 '16
7 VHDL: integers for synthesis? Mar 21 '11
6 Which synthesis tools support VHDL libraries? May 16 '11
6 How to configure my favorite editor in ModelSim? Jul 25 '11
6 How to avoid latches during synthesis Aug 24 '11
4 Can I use ghdl or some other VHDL compiler/simulator than WebPack with a Spartan 3E? Apr 4 '11
4 Online FPGA/HDL synthesizer Dec 26 '13
View all questions and answers →

Badges (38)

Gold

1

Rarest

Silver

12

Rarest

Bronze

25

Rarest

View all badges →