Electrical Engineering
Profile Activity
Meta user
Network profile
1,352
reputation
1
10
25

Philippe

  • Co-founder and CEO of Sigasi
  • Lava lamp owner
  • Black belt in aikidō
  • Enjoys teaching programming skills to grade schoolers.
26
answers
5
questions
~221k
people reached

Communities (22)

Top network posts

Top tags (26)

Score 68
Posts 25
Posts % 81
Score 32
Posts 9
Score 16
Posts 4
Score 13
Posts 1
Score 11
Posts 3
Score 8
Posts 4
View all tags →

Top posts (31)

All Questions Answers
Votes Newest
24 std_logic or std_ulogic? Jul 28 '11
24 VHDL or Verilog? Jul 13 '11
13 Any native Mac OS X environments for getting started with VHDL / FPGAs? Feb 28 '11
11 What is the standard way to halt a VHDL testbench after a certain time period? Sep 26 '16
7 VHDL: integers for synthesis? Mar 21 '11
6 Which synthesis tools support VHDL libraries? May 16 '11
6 How to configure my favorite editor in ModelSim? Jul 25 '11
5 How to avoid latches during synthesis Aug 24 '11
4 Can I use ghdl or some other VHDL compiler/simulator than WebPack with a Spartan 3E? Apr 4 '11
4 FIFO : doubt in process(clk) Apr 25 '11
View all questions and answers →

Badges (36)

Gold

1

Rarest

Silver

10

Rarest

Bronze

25

Rarest

View all badges →