Electrical Engineering
Philippe
Profile Activity
Stats
1,382
reputation
242k
reached
26
answers
5
questions
About
  • Co-founder and CEO of Sigasi
  • Lava lamp owner
  • Black belt in aikidō
  • Enjoys teaching programming skills to grade schoolers.

Communities (24)

Top network posts

1
gold badge
12
silver badges
25
bronze badges
View all badges

Top tags (26)

Score 70
Posts 25
Posts % 81
Score 31
Posts 9
Score 17
Posts 4
Score 12
Posts 1
Score 11
Posts 3
Score 8
Posts 2
View all tags →

Top posts (31)

All Questions Answers
Votes Newest
25 std_logic or std_ulogic? Jul 28 '11
25 VHDL vs. Verilog Jul 13 '11
12 Any native Mac OS X environments for getting started with VHDL / FPGAs? Feb 28 '11
12 What is the standard way to halt a VHDL testbench after a certain time period? Sep 26 '16
8 VHDL: integers for synthesis? Mar 21 '11
7 How to avoid latches during synthesis Aug 24 '11
6 Which synthesis tools support VHDL libraries? May 16 '11
6 How to configure my favorite editor in ModelSim? Jul 25 '11
4 Can I use ghdl or some other VHDL compiler/simulator than WebPack with a Spartan 3E? Apr 4 '11
4 Online FPGA/HDL synthesizer Dec 26 '13
View all questions and answers →

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.