Electrical Engineering
Profile Activity
Meta user
Network profile
425
reputation
2
12

Dmitri Nesteruk

Apparently, this user prefers to keep an air of mystery about them.

2
answers
13
questions
~6k
people reached
  • activemesa.com
  • Member for 7 years, 1 month
  • 51 profile views
  • Last seen Sep 8 '20 at 4:49

Communities (35)

Top network posts

Top tags (21)

Score 1
Posts 10
Posts % 67
Score 1
Posts 3
Score 1
Posts 2
Score 0
Posts 1
Score 0
Posts 1
Score 0
Posts 1
View all tags →

Top posts (15)

All Questions Answers
Votes Newest
13 What are the disadvantages of using FPGA dev kits as the 'final product'? Mar 16 '14
6 Hardware sources of entropy on an FPGA Oct 15 '16
5 Can a PCIe bus exist on its own? Nov 5 '16
3 Supercompilation for electronic design Oct 17 '16
1 Failing to program Cyclone IV GX device via JTAG Jan 24 '17
1 Driving dots (periods) next to digits on Terasic DE1 Oct 9 '16
1 Is MATLAB HDL Coder viable for complex FPGA designs? Oct 11 '16
0 How can a transceiver pin be used if its clock is so much faster than the FPGA clock? Oct 15 '16
0 Failing to program Cyclone IV GX device via JTAG Dec 21 '16
0 Does lexical analysis map well onto FPGAs? Dec 27 '16
View all questions and answers →

Badges (14)

Gold

—

Silver

2

Rarest

Bronze

12

Rarest

View all badges →

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.