Network profile

John

Reputation

470

470
414
359

2018
2019
2020
2021

Top tag

verilog

Next privilege

500 Rep.

Access review queues

Badges

2

5

Newest

Supporter

Next badge

7/10

Impact

0 posts edited

1 helpful flag

3 votes cast

Answers (21)

Votes Activity Newest

9	Reverse engineering the manufacturer's programming sequence of an FPGA
4	Is there an example of a Mealy state machine that can not be converted to a Moore?
3	Why delays cannot be synthesized in Verilog?
3	Does nodal analysis work with alternating currents if every step is treated like DC?
2	How to interface an ADC with FPGA through the CLKOUT signal in verilog?

View more →

Reputation (470)

This user has no recent positive reputation changes

View more →

Questions (0)

Votes Activity Newest

This user has not asked any questions

Tags (42)

15 verilog × 4	3 modeling × 2
13 fpga × 4	3 adc × 2
10 vhdl × 3	3 analysis
9 hdl	3 asic
5 state-machines × 2	3 frequency

View more →

Bookmarks (0)

Votes Activity Newest Views Added

This user has no bookmarked questions.

Accounts (10)

	Academia	961 rep	6 silver badges8 bronze badges
	Photography	554 rep	3 silver badges9 bronze badges
	Electrical Engineering	470 rep	2 silver badges5 bronze badges
	Stack Overflow	304 rep	2 silver badges5 bronze badges
	Area 51	151 rep

Badges (6)

Recent Class Name

Supporter	Critic
Editor	Citizen Patrol
Yearling × 2	Teacher

Active bounties (0)

Active Offered Earned

This user has no active bounties

Votes cast (3)

all time			by type
1	up		0	question
2	down		3	answer

Electrical Engineering Stack Exchange works best with JavaScript enabled