Electrical Engineering
0x90's user avatar
0x90's user avatar
0x90's user avatar
0x90
  • Member for 11 years, 6 months
  • Last seen more than a month ago
Profile Activity
Stats
725
reputation
147k
reached
2
answers
19
questions
Communities
View all
About

echo \[q\]sa\[ln0=aln256%Pln256/snlbx\]sb3135071790101768542287578439snlbxq|dc

Badges
View all badges
3
gold badges
11
silver badges
25
bronze badges
Top tags
View all tags
3
Score
2
Posts
10
Posts %
3
Score
2
Posts
10
Posts %
3
Score
2
Posts
10
Posts %
1
Score
3
Posts
14
Posts %
0
Score
6
Posts
29
Posts %
0
Score
3
Posts
14
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
question
8
What is the difference between reg and wire after synthesizing?
May 10, 2012
question
6
How do I define a module with a modified parameter in Verilog?
Dec 29, 2011
question
6
What back-end and front-end are in hardware design?
Apr 23, 2012
question
5
Linearized phase domain model of a PLL - what does a ratio of input phase over output phase mean?
Jan 19, 2012
question
5
Why do I get a failure in Quartus while trying to programming my FPGA?
Aug 4, 2012
question
5
What is the underlying mechanism behind RO or WO and WR registers?
Feb 22, 2013
question
4
Where is the oscillator in the 555 chip provided here?
Jan 20, 2012
question
3
How will this Verilog line be synthesized?
Dec 7, 2011
answer
3
Differential amplifier - what is the differences between CMRR and CMR?
Nov 24, 2011
question
2
Differential amplifier - what is the differences between CMRR and CMR?
Nov 22, 2011
Top network posts
View all network posts
987
__proto__ VS. prototype in JavaScript
286
How to print a string at a fixed width?
173
How to print a string at a fixed width?
152
Extract email sub-strings from large document
80
What is the difference between using `sh` and `source`?

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.