As of May 31, 2023, we have updated our Code of Conduct.
danmcb's user avatar
danmcb's user avatar
danmcb's user avatar
danmcb
  • Member for 8 years, 3 months
  • Last seen more than a week ago
  • Antwerp, Belgium
5 votes
3 answers
1k views

Simulation versus Prototyping

4 votes
3 answers
2k views

Using both clock edges in an FPGA design

3 votes
2 answers
1k views

SPI interface on Xilinx FPGA, clock domains and timing constraints

2 votes
1 answer
222 views

old 80C31 circuit not working. EPROM data retention issue?

2 votes
1 answer
149 views

Is there a standard way to put compiled code onto a processor embedded in an FPGA?

1 vote
4 answers
902 views

how long should an I2C slave wait for a STOP bit (if at all)?

1 vote
2 answers
589 views

transient protection for 0.5W laser diode switching driver

1 vote
4 answers
223 views

royalty free embedded processor [closed]

1 vote
1 answer
1k views

How do Vivado and Vitis determine where stack and heap are located?

1 vote
0 answers
1k views

getting STM32F4 working as USB audio/video device

0 votes
1 answer
5k views

Trying to program an STM32 device with ST-LINK_CLI.exe

0 votes
3 answers
209 views

Low risk entry into CPLD/FPGA design? [closed]

0 votes
2 answers
78 views

Mystery LED modules [closed]