Skip to main content
Electrical Engineering
Jonathan Drolet's user avatar
Jonathan Drolet's user avatar
Jonathan Drolet's user avatar
Jonathan Drolet
  • Member for 9 years, 9 months
  • Last seen more than 1 year ago
Profile Activity
Stats
1,169
reputation
91k
reached
31
answers
0
questions
Communities
View all
Badges
View all badges
This user doesn’t have any gold badges yet.
5
silver badges
7
bronze badges
Top tags
View all tags
45
Score
16
Posts
52
Posts %
36
Score
15
Posts
48
Posts %
31
Score
12
Posts
39
Posts %
15
Score
5
Posts
16
Posts %
15
Score
4
Posts
13
Posts %
11
Score
4
Posts
13
Posts %
Top posts
View all questions and answers
answer
6
Which is the best way to version control Xilinx PlanAhead projects?
Apr 8, 2015
answer
5
How to feed data into a PCIe hard IP?
Apr 13, 2015
answer
5
VHDL: couldn't implement registers for assignments on this clock edge
Jun 19, 2015
answer
5
How to analyse timing report for Xilinx FPGA
Jun 25, 2015
answer
5
Axi DMA correct parameters
Jul 1, 2015
answer
4
How to define a clock in Quartus II?
Apr 19, 2015
answer
4
Using a mif file in Quartus
May 17, 2015
answer
3
How can I implement a simple, Q only, D-latch using VHDL?
Mar 15, 2015
answer
3
Why does Xilinx Translate for Virtex-6 not know IOSTANDARD LVDS?
Mar 18, 2015
answer
3
VHDL Overmapping and Time Constaint issues in Xilinx-ISE
Apr 6, 2015
Top network posts
View all network posts
16
Relation between LUTs, logic cell, logic elements, system gates
11
why PCIe TLP header has "Last DW BE" and "First DW BE"?
8
vhdl code understanding, if there is modelsim error about possible infinite loop
8
VHDL : 'X' value in result of Adder
7
Why are ports redefined when using components?