Electrical Engineering
user avatar
user avatar
user avatar
gilianzz
  • Member for 7 years, 2 months
  • Last seen more than a month ago
Profile Activity
Stats
535
reputation
51k
reached
1
answer
30
questions
Communities
View all
Badges
View all badges
1
gold badge
6
silver badges
23
bronze badges
Top tags
View all tags
0
Score
14
Posts
45
Posts %
0
Score
8
Posts
26
Posts %
0
Score
7
Posts
23
Posts %
0
Score
3
Posts
10
Posts %
0
Score
2
Posts
6
Posts %
0
Score
2
Posts
6
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
question
14
Parallel prefix adder cells in Negabinary
May 20, 2017
question
5
Should every FPGA design include a reset signal?
Sep 2, 2016
question
4
How to define a clock in Quartus II?
Apr 19, 2015
question
3
How is byte addressable memory implemented?
May 6, 2015
question
3
VHDL how to make a redundant case statement simpler?
Aug 28, 2015
question
2
Calculating charge when current is a piecewise function
Sep 5, 2016
question
2
I2C dummy write
Aug 23, 2015
question
2
Using the ROM megafunction in VHDL code
Apr 25, 2015
question
1
VHDL: couldn't implement registers for assignments on this clock edge
Jun 19, 2015
question
1
VHDL: value isn't assigned immediately
Jun 30, 2015
Top network posts
View all network posts
26
Is a stack overflow detected by hardware or software?
9
Coloring a square grid by clicking
7
How to take the square root of a number in a negative base?
5
Advantage of byte addressable memory over word addressable memory
5
Anatomical movements

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.