Electrical Engineering
Meta user
Network profile
300
reputation
1
5
20

gilianzz

Apparently, this user prefers to keep an air of mystery about them.

1
answer
31
questions
~36k
people reached
  • Member for 4 years, 7 months
  • 23 profile views
  • Last seen Sep 29 at 14:16

Communities (11)

Top network posts

Top tags (20)

Score 0
Posts 14
Posts % 44
Score 0
Posts 8
Score 0
Posts 7
Score 0
Posts 3
Score 0
Posts 2
Score 0
Posts 2
View all tags →

Top posts (32) All Questions Answers | Votes Newest

14 Parallel prefix adder cells in Negabinary May 20 '17
4 Should every FPGA design include a reset signal? Sep 2 '16
3 VHDL how to make a redundant case statement simpler? Aug 28 '15
3 How is byte addressable memory implemented? May 6 '15
2 How to define a clock in Quartus II? Apr 19 '15
2 Using the ROM megafunction in VHDL code Apr 25 '15
2 Calculating charge when current is a piecewise function Sep 5 '16
1 VHDL: a+b+carry_in creates two adders instead of using carry in in the existing adder Aug 27 '16
1 Is this a single cycle circuit? Aug 29 '16
1 VHDL generate statement increment by 2 Sep 7 '15
View all questions and answers →

Badges (26)

Gold

1

Rarest

Silver

5

Rarest

Bronze

20

Rarest

View all badges →