Electrical Engineering
Profile Activity
Meta user
Network profile
515
reputation
1
6
21

gilianzz

Apparently, this user prefers to keep an air of mystery about them.

1
answer
30
questions
~44k
people reached
  • Member for 5 years, 10 months
  • 28 profile views
  • Last seen Apr 8 '20 at 7:03

Communities (11)

Top network posts

Top tags (0)

This user has not participated in any tags.

Top posts (31)

All Questions Answers
Votes Newest
14 Parallel prefix adder cells in Negabinary May 20 '17
4 Should every FPGA design include a reset signal? Sep 2 '16
3 VHDL how to make a redundant case statement simpler? Aug 28 '15
3 How to define a clock in Quartus II? Apr 19 '15
3 How is byte addressable memory implemented? May 6 '15
2 Using the ROM megafunction in VHDL code Apr 25 '15
2 Calculating charge when current is a piecewise function Sep 5 '16
2 I2C dummy write Aug 23 '15
1 VHDL: a+b+carry_in creates two adders instead of using carry in in the existing adder Aug 27 '16
1 Is this a single cycle circuit? Aug 29 '16
View all questions and answers →

Badges (28)

Gold

1

Rarest

Silver

6

Rarest

Bronze

21

Rarest

View all badges →