As of May 31, 2023, we have updated our Code of Conduct.
Electrical Engineering
Aaron D. Marasco's user avatar
Aaron D. Marasco's user avatar
Aaron D. Marasco's user avatar
Aaron D. Marasco
  • Member for 11 years, 5 months
  • Last seen this week
Profile Activity
Stats
649
reputation
64k
reached
18
answers
0
questions
Communities
View all
Badges
View all badges
This user doesn’t have any gold badges yet.
5
silver badges
8
bronze badges
Top tags
View all tags
25
Score
5
Posts
28
Posts %
9
Score
3
Posts
17
Posts %
8
Score
1
Posts
6
Posts %
6
Score
2
Posts
11
Posts %
5
Score
1
Posts
6
Posts %
4
Score
2
Posts
11
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
answer
12
VHDL: OR-ing bits of a vector together
Oct 20, 2013
answer
8
Is it ok to use both rising and falling egde in this VHDL design?
May 18, 2012
answer
5
Is connecting two GND planes with vias a standard practice?
Mar 18, 2012
answer
5
What does this VHDL code do?
May 22, 2012
answer
4
What is the process of going from machine code to electrically controlling individual transistors?
Nov 3, 2019
answer
3
Where is the JTAG header in this circuit?
Dec 5, 2022
answer
2
Smaller alternative to RJ45 Ethernet connector
Apr 15, 2013
answer
1
My Vias are getting shorted on the back of my chip
Feb 16, 2012
answer
1
Electrolytic capacitors connected with one terminal only?
Apr 1, 2013
answer
1
Can a NOT gate be used to achieve 180 degree phase shift?
Jul 26, 2016
Top network posts
View all network posts
53
Why does set -e not work inside subshells with parenthesis () followed by an OR list ||?
44
Is there a reason why "." and ".." show up after doing ls -a?
34
How to extract a file from an rpm to the current directory?
34
What is the difference between Iceweasel and Firefox?
29
rpmbuild change compression format

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.