Electrical Engineering
Meta user
Network profile
563
reputation
3
7

Aaron D. Marasco

Apparently, this user prefers to keep an air of mystery about them.

16
answers
0
questions
~38k
people reached
  • Member for 7 years, 9 months
  • 41 profile views
  • Last seen 19 hours ago

Communities (26)

Top network posts

Top tags (30)

Score 24
Posts 5
Posts % 31
Score 9
Posts 3
Score 8
Posts 1
Score 5
Posts 2
Score 4
Posts 1
Score 2
Posts 2
View all tags →

Top posts (16) All Questions Answers | Votes Newest

11 VHDL: OR-ing bits of a vector together Oct 20 '13
8 Is it ok to use both rising and falling egde in this VHDL design? May 18 '12
5 What does this VHDL code do? May 22 '12
4 Is connecting two GND planes with vias a standard practice? Mar 18 '12
2 Smaller alternative to RJ45 Ethernet connector Apr 15 '13
2 Difference between hard decision and soft decision in error correction codes Aug 18 '16
1 Can a NOT gate be used to achieve 180 degree phase shift? Jul 26 '16
1 Electrolytic capacitors connected with one terminal only? Apr 1 '13
1 My Vias are getting shorted on the back of my chip Feb 16 '12
0 Timing inside a shift register Dec 16 '11
View all questions and answers →

Badges (10)

Gold

—

Silver

3

Rarest

Bronze

7

Rarest

View all badges →