Electrical Engineering
user avatar
user avatar
user avatar
toolic
  • Member for 7 years, 2 months
  • Last seen this week
Profile Activity
Stats
2,663
reputation
85k
reached
90
answers
0
questions
Communities
About

Testbench 101

Perl Basic debugging checklist

Badges
View all badges
3
gold badges
14
silver badges
27
bronze badges
Top tags
View all tags
104
Score
65
Posts
72
Posts %
49
Score
35
Posts
39
Posts %
25
Score
9
Posts
10
Posts %
24
Score
12
Posts
13
Posts %
15
Score
11
Posts
12
Posts %
13
Score
12
Posts
13
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
answer
13
In FPGAs, is it safe to execute non-blocking assignments like `b <= a; a <= 0;` in the same clock cycle?
Nov 12, 2021
answer
6
Why don't I see the clocking block input skew in waveforms?
Sep 14, 2021
answer
4
Why is my code output always showing 0?
Sep 29, 2021
answer
4
Defining a variable in bytes using Verilog
Sep 22, 2021
answer
4
Is it necessary to take into account the actual state of a combinational circuit's signals to calculate its maximum delay?
Apr 3
answer
4
ISE Design Suite simulation problem
Apr 9
answer
4
Result is XXXXXXXXXXXX for Verilog
Jun 7
answer
3
0110 moore overlapping in verilog
Nov 11, 2021
answer
3
Quirk of simulation or quirk of Verilog?
Oct 2, 2021
answer
3
Verilog if-else-if syntax
Oct 15, 2021
Top Meta posts
2
1
7
Can I ask about societal topics related to EE?
6
Would a Moderator delete the misspelled [verliog] tag?
4
Add syntax highlighting for the system-verilog tag
Top network posts
View all network posts
65
How can I tell if a Perl module is core or part of the standard install?
58
How can I output a die() message without the location information?
45
What do curly braces mean in Verilog?
40
What is the difference between == and === in Verilog?
38
ADDRESS WIDTH from RAM DEPTH

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.