The Stack Overflow podcast is back! Listen to an interview with our new CEO.
Electrical Engineering
Meta user
Network profile
325
reputation
2
11

toolic

Perl Basic debugging checklist

14
answers
0
questions
~38k
people reached
  • Member for 4 years, 6 months
  • 48 profile views
  • Last seen 15 hours ago

Communities (4)

Top network posts

Top tags (19)

Score 12
Posts 13
Posts % 93
Score 3
Posts 3
Score 2
Posts 1
Score 2
Posts 1
Score 2
Posts 1
Score 1
Posts 2
View all tags →

Top posts (14) All Questions Answers | Votes Newest

2 How does strength work in Verilog? Oct 22 '15
2 Verilog counter does not work! Jan 13 '17
1 Verilog Testbench with Pipelined Modules Oct 27 '15
1 Verilog: Slow Clock Geneator Module (1Hz from 50Mhz) Dec 6 '15
1 the output register remains x in the waveform even when clock changes? Dec 9 '15
1 Finite State Machine Apr 25 '15
1 Why the outpu of this verilog code is always 1? Aug 25 '17
1 problem with verilog testbench Nov 8 '17
1 Error Loading Design Unresolved Reference Jun 9 '15
1 Duplicate IDs in VCD files Jun 8 '18
View all questions and answers →

Badges (13)

Gold

—

Silver

2

Rarest

Bronze

11

Rarest

View all badges →