Electrical Engineering
Profile Activity
Meta user
Network profile
714
reputation
1
6
17

toolic

Testbench 101

Perl Basic debugging checklist

29
answers
0
questions
~48k
people reached
  • Member for 5 years, 7 months
  • 86 profile views
  • Last seen 1 hour ago

Communities (5)

Top network posts

Top tags (25)

Score 29
Posts 26
Posts % 90
Score 7
Posts 4
Score 5
Posts 6
Score 5
Posts 5
Score 5
Posts 2
Score 4
Posts 2
View all tags →

Top posts (29)

All Questions Answers
Votes Newest
3 Verilog procedural assignment reg guaranteed to keep value when not assigned? May 12
3 '1011' Overlapping (Moore) Sequence Detector in Verilog Jun 16
2 Systemverilog size attributes May 30
2 Error while implemeting D_FF from JK_FF in Verilog May 31
2 Finite State Machine Apr 25 '15
2 How does strength work in Verilog? Oct 22 '15
2 Verilog counter does not work! Jan 13 '17
2 Verilog code “always @” block not working as expected Apr 3
1 Verilog output is hiZ in testbench May 2
1 Why the outpu of this verilog code is always 1? Aug 25 '17
View all questions and answers →

Badges (24)

Gold

1

Rarest

Silver

6

Rarest

Bronze

17

Rarest

View all badges →