Electrical Engineering
toolic's user avatar
toolic's user avatar
toolic's user avatar
toolic
  • Member for 8 years, 7 months
  • Last seen this week
Profile Activity
Stats
6,965
reputation
202k
reached
248
answers
0
questions
top 2% this year
Communities
View all
About

Testbench 101

Perl Basic debugging checklist

Badges
View all badges
6
gold badges
22
silver badges
34
bronze badges
Top tags
View all tags
342
Score
194
Posts
78
Posts %
163
Score
107
Posts
43
Posts %
161
Score
88
Posts
35
Posts %
77
Score
49
Posts
20
Posts %
48
Score
25
Posts
10
Posts %
48
Score
23
Posts
9
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
answer
14
In FPGAs, is it safe to execute non-blocking assignments like `b <= a; a <= 0;` in the same clock cycle?
Nov 12, 2021
answer
13
What is the meaning of "e" in this timing diagram?
yesterday
answer
13
Lint tool is throwing an error about bit width when adding two 10-bit unsigned numbers and assigning to a 11-bit net
May 5
answer
9
What is meant by four-state address input?
Apr 24
answer
8
What's the point of memory compilers like OpenRAM or Synopsys Memory Compiler?
2 days ago
answer
8
Why is my Karatsuba multiplier not giving right answers for large numbers?
Jul 14
answer
7
Vivado constraints wizard suggests a lot of nonsense generated clocks
Oct 11, 2022
answer
7
Why are stm32 addresses larger than flash size?
Oct 28
answer
6
Is the Gray code unique?
Nov 22
answer
6
Why don't I see the clocking block input skew in waveforms?
Sep 14, 2021
Top Meta posts
4
3
7
Add syntax highlighting for the matlab tag
7
Can I ask about societal topics related to EE?
6
Would a Moderator delete the misspelled [verliog] tag?
4
Add syntax highlighting for the system-verilog tag
3
Should the [vlsi] tag be added to the list of synonyms for the [integrated-circuit] tag?
Top network posts
View all network posts
65
How can I tell if a Perl module is core or part of the standard install?
59
How can I output a die() message without the location information?
54
When to reject job offer when I have another offer in hand?
49
What do curly braces mean in Verilog?
43
What is the difference between == and === in Verilog?

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.