Skip to main content
Electrical Engineering
rahdirs's user avatar
rahdirs's user avatar
rahdirs's user avatar
rahdirs
  • Member for 9 years, 2 months
  • Last seen more than 4 years ago
Profile Activity
Stats
94
reputation
59k
reached
8
answers
2
questions
Communities
Badges
This user doesn’t have any gold badges yet.
This user doesn’t have any silver badges yet.
5
bronze badges
Top tags
View all tags
4
Score
1
Posts
10
Posts %
4
Score
1
Posts
10
Posts %
4
Score
1
Posts
10
Posts %
1
Score
1
Posts
10
Posts %
1
Score
1
Posts
10
Posts %
1
Score
1
Posts
10
Posts %
Top posts
answer
4
8-bit per cell memory?
Aug 2, 2015
answer
1
How should I translate old TIG statement from UCF to new Vivado XDC files?
Jul 23, 2015
answer
1
How to use simple generated clock in Verilog Code Vivado 2015.2
Jul 23, 2015
answer
1
What is the meaning of collector current pulse in the datasheet?
Jul 25, 2015
answer
1
Why does temperature modify the characteristics of a diode?
Jul 27, 2015
answer
0
Current and voltage direction in source-free RL and RC circuits
Jul 27, 2015
answer
0
How to consume only 110v from 220v
Aug 1, 2015
question
-1
Data type of Clock signals
Oct 17, 2019
question
-1
Suggestions for my fifo arbitration / path merge design
Jun 25, 2020
answer
-1
VHDL: Can a signal be used as an index for an aggregate?
Aug 1, 2015