Electrical Engineering
trayres's user avatar
trayres's user avatar
trayres's user avatar
trayres
  • Member for 11 years, 9 months
  • Last seen more than a month ago
Profile Activity
Stats
598
reputation
47k
reached
7
answers
8
questions
Communities
View all
About

Senior Principle Digital Designer (FPGA) with deep hardware/software experience.

Badges
View all badges
This user doesn’t have any gold badges yet.
2
silver badges
12
bronze badges
Top tags
View all tags
15
Score
1
Posts
7
Posts %
1
Score
5
Posts
33
Posts %
1
Score
4
Posts
27
Posts %
1
Score
4
Posts
27
Posts %
1
Score
3
Posts
20
Posts %
1
Score
2
Posts
13
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
answer
15
ATMega8: why do VCC and AVCC have to be connected?
Oct 22, 2013
question
9
Cassette Input From TRS-80 - Design Review
Dec 9, 2012
question
4
inout port in VHDL RS232 Module from Digilent
Jan 1, 2013
question
4
Documenting Digital Design - Schematics and Figures
Jan 3, 2013
answer
4
Is it possible to build a inverter that operates at a frequency set by an LC tank using ONLY that LC tank and transistors?
Apr 4, 2012
question
3
Aldec Active-HDL - No Default Binding
Feb 13, 2013
question
2
pBlazSim Picoblaze simulator - Trouble Getting Started
Dec 26, 2012
question
2
Altium - having trouble pouring copper
Jul 10, 2013
question
1
Altium cannot find harness files of design
Jul 4, 2013
question
1
Configure Pin Swapping in Altium for a library component?
Jul 8, 2013
Top network posts
View all network posts
108
Plot draws list of curves in same color when not using Evaluate
6
"WindowsError: exception: access violation..." - ctypes question
6
Add a comment to an array
5
Expected LP_c_double instance instead of c_double_Array - python ctypes error
5
MSYS2 inferior shell in Emacs on Windows

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.