Electrical Engineering
Profile Activity
Meta user
Network profile
169
reputation
8

Chandran Goodchild

Apparently, this user prefers to keep an air of mystery about them.

7
answers
6
questions
~4k
people reached
  • Here
  • chGoodchild
  • Member for 5 years, 5 months
  • 22 profile views
  • Last seen Nov 14 '20 at 19:28

Communities (29)

Top network posts

Top tags (0)

This user has not participated in any tags.

Top posts (13)

All Questions Answers
Votes Newest
1 When is VHDL code considdered compile time Aug 10 '17
1 VHDL Style Checker / Check Style Jun 21 '17
1 How to successfully trigger an ILA core in Vivado Aug 10 '17
0 Expressing Gain in Decibels? May 31 '18
0 AXI interface of an FFT core expecting more data than it should Jul 7 '17
0 How to successfully trigger an ILA core in Vivado Jul 30 '17
0 Pipelining vs Caching in an FPGA design Aug 14 '17
0 How to control AXI DMA and/or BRAM cores in a ZYNQ Feb 20 '20
0 Resonance frequency Aug 20 '15
0 Measure temperature of IC/Microcontroller Nov 1 '16
View all questions and answers →

Badges (8)

Gold

—

Silver

—

Bronze

8

Rarest