Electrical Engineering
Profile Activity
Network profile
244
reputation
2
13

koalag

6502 assembly enthusiast

9
answers
6
questions
~21k
people reached
  • Dresden, Germany
  • Member for 5 years, 4 months
  • 56 profile views
  • Last seen Nov 9 '20 at 9:25

Communities (4)

Top network posts

We respect a laser-like focus on one topic.

Top tags (32)

Score 2
Posts 2
Posts % 13
Score 2
Posts 2
Score 2
Posts 1
Score 2
Posts 1
Score 2
Posts 1
Score 2
Posts 1
View all tags →

Top posts (15)

All Questions Answers
Votes Newest
3 VHDL: Declaring an empty array (in a test bench) Feb 21 '18
2 VHDL: Metastability check for hold time fails Sep 23 '18
2 How do I learn-by-practicing digital circuits - MIPS R2000 (or similar) processor or board? Oct 15 '18
2 Work library is empty after compiling Verilog source file in Modelsim Feb 20 '18
1 Design on ALU in multisim Feb 27 '18
1 Problem with glue logic/memory decoding on a 6502 project Dec 1 '15
1 Faulty display behavior using a Atmega328 due to (wrong?) logic voltage level Jun 21 '16
1 Compiling a simple 2-input multiplexer with GHDL fails Aug 20 '16
1 VHDL: Real addition leads to 'bound check failure' Jan 31 '18
1 VHDL: Real addition leads to 'bound check failure' Feb 18 '18
View all questions and answers →

Badges (15)

Gold

—

Silver

2

Rarest

Bronze

13

Rarest

View all badges →

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.