Electrical Engineering
user avatar
user avatar
user avatar
cr1901
  • Member for 6 years, 4 months
  • Last seen this week
Profile Activity
Stats
464
reputation
8k
reached
1
answer
11
questions
Communities
About

Just another ECE. I mainly program (both front-end and back-end) and work with FPGAs. Some aspects of my analog skill set need work, so I caved and joined :P.

Badges
View all badges
This user doesn’t have any gold badges yet.
3
silver badges
11
bronze badges
Top tags
View all tags
4
Score
1
Posts
8
Posts %
4
Score
1
Posts
8
Posts %
4
Score
1
Posts
8
Posts %
0
Score
2
Posts
17
Posts %
0
Score
2
Posts
17
Posts %
0
Score
1
Posts
8
Posts %
Top posts
View all questions and answers
All Questions Answers
Score Newest
question
5
DDR(2-4) Training and Length Matching
Oct 30, 2017
question
4
How might an LPDDR2 PHY be designed?
May 24, 2017
question
4
In clock recovery, how is the recovered clock used to recover data?
Sep 28, 2017
question
4
What is the purpose of this Verilog code for implementing 3-port Block RAM?
Jan 3, 2018
question
4
Importance of Source-Body Connection In MOSFET Cascode Amplifier
May 11, 2018
answer
4
How actually an integral transformation(Fourier and Laplace) works?
Dec 30, 2015
question
3
Calculated MOSFET switching time does not agree w/ expected results
Dec 30, 2015
question
2
Why does copper pour cause impedance discontinuities?
Apr 1, 2017
question
2
How was physical design verification accomplished before CAD?
Apr 5, 2017
question
1
Why are delay slots problematic in implementing interrupts in a pipelined processor?
Jan 16, 2017

Your privacy

By clicking “Accept all cookies”, you agree Stack Exchange can store cookies on your device and disclose information in accordance with our Cookie Policy.