Timeline for I2S interface using LPC2138
Current License: CC BY-SA 3.0
8 events
| when toggle format | what | by | license | comment | |
|---|---|---|---|---|---|
| Jan 21, 2016 at 4:49 | vote | accept | Electroholic | ||
| Jul 9, 2015 at 12:08 | comment | added | Nils Pipenbrinck | @Electroholic Yes. In the long run you'll be much happier using the SSP in TI-SSI mode. | |
| Jul 9, 2015 at 12:02 | comment | added | Electroholic | So I can use SSP rather using SPI. Overhead on controller will reduced since it has FIFO? | |
| Jul 9, 2015 at 11:53 | comment | added | Nils Pipenbrinck | SSP is simply the name of the more advanced SPI peripheral. It does not only do standard SPI but some common variations of SPI like TI SSI as well. It's more flexible and powerful than the SPI you're currently using. And it has a FIFO :-) | |
| Jul 9, 2015 at 11:41 | comment | added | Nils Pipenbrinck | The pins you've mentioned are for the SPI peripheral, not the SPI1/SSP peripheral that needs to be run in TI SSI mode. So yes, it will likely work. You won't have a FIFO for the simple SPI peripheral, that means that you have to constantly read and write data. e.g. you'll have a very high CPU load. | |
| Jul 9, 2015 at 11:36 | comment | added | Electroholic | You are talking about SCK0 MOSI0 MISO0 SSEL0 pins, which will work fine? | |
| Jul 9, 2015 at 11:09 | history | edited | Nils Pipenbrinck | CC BY-SA 3.0 |
added 38 characters in body
|
| Jul 9, 2015 at 11:03 | history | answered | Nils Pipenbrinck | CC BY-SA 3.0 |