Timeline for Gate with 2 inputs, one being "select". If select is high, output is always low regardless of other input
Current License: CC BY-SA 3.0
8 events
when toggle format | what | by | license | comment | |
---|---|---|---|---|---|
Nov 22, 2015 at 19:43 | answer | added | Icy | timeline score: 1 | |
Nov 22, 2015 at 19:24 | vote | accept | KOB | ||
Nov 22, 2015 at 19:09 | answer | added | KOB | timeline score: 0 | |
Nov 22, 2015 at 19:08 | answer | added | The Photon | timeline score: 1 | |
Nov 22, 2015 at 19:06 | comment | added | KOB | @ThePhoton haha I knew it was something simple! Thank you very much | |
Nov 22, 2015 at 19:05 | review | First posts | |||
Nov 22, 2015 at 19:36 | |||||
Nov 22, 2015 at 19:04 | comment | added | The Photon |
~SELECT & INPUT . Assuming you're re-using the same select line for all three instances, you need one inverter and three AND gates.
|
|
Nov 22, 2015 at 19:01 | history | asked | KOB | CC BY-SA 3.0 |